HDL Code Generation Using LLMs

Created: 02-02-2025 Forks: 0 Watchers: 1 Stars: 1
HDL Code Generation Using LLMs

Description

This research focuses on automating the generation of Verilog code (a hardware description language) using Large Language Models (LLMs). The motivation behind this project is to simplify and accelerate hardware design processes by leveraging AI-based tools.

Team / Supervisors

Publications

    Media

    Tags:
    Languages: