RV32IM pipeline implementation group7Created: 30-03-2023 Forks: 0 Watchers: 1 Stars: 1
This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.
Team / Supervisors