RV32IM Pipeline Implementation Group 2

This repository holds a 5-stage pipeline build of a RISC-V RV32IM processor. The system encompasses Instruction Fetch, Decode, Execute, Memory Access, and Write-back. It features support for integer math, multiplication tasks, and memory access operations as dictated by the RV32IM instruction set.